



PULSE WIDTH MODULATION AMPLIFIERS

FEATURES


- CONSTRUCTED ON MCPCB(Metal Core PCB)
- LOW THERMAL RESISTANCE
- LOW COST
- HIGH VOLTAGE 40 VOLTS
- HIGH CURRENT- 50 AMPS
- HIGH EFFICIENCY
- HIGH FREQUENCY 250KHz
- LOW BRIDGE RESISTANCE-5mohm max
- 2kW OUTPUT CAPABILITY
- DEAD TIME CONTROLLER
- VARIABLE SWITCHING FREQUENCY

APPLICATIONS

- CLASS D SWITCHING AMPLIFIER
- LASER DIODE DRIVER
- BRUSH MOTOR CONTROL
- MRI
- TEC CONTROL
- MAGNETIC BEARING

DESCRIPTION


The SA040V050A is a PWM amplifier that constructed on MCPCB (Metal Core PCB). This provides cost effective, high efficient and low thermal resistance solution in many industrial applications. The SA040V050A offers outstanding performance that rivals many much more expensive hybrid components. The SA040V050A is a complete PWM amplifier including an frequency adjustable saw tooth generator , comparator, current limit comparators, adjustable dead time control, integrated smart H-Bridge controller and a full H-Bridge output circuit has output impedance as low as 5mohm. These features provide to drive high power loads up to 2kW at 25°C case temperature. The SA040V050A can be used for driving weaker load in higher temperature environments. The module has efficiency as high as 95% at full load and has thermal resistance as low as 4.5°C/W. The bottom side of module is component side and upper side of the module is full metal plate to drain heat load from module easily. These superior performances make this module a proper solution for high temperature applications.







EQUIVALENT CIRCUIT DIAGRAM







ABSOLUTE MAXIMUM RATINGS SPECIFICATIONS		SUPPLY VOLTAGE,VSS SUPPLY VOLTAGE,VCC OUTPUT CURRENT, peak POWER DISSIPATION, internal, DC SIGNAL INPUT VOLTAGES TEMPERATURE, pin solder, 10s TEMPERATURE, junction ² TEMPERATURE RANGE, storage OPERATING TEMPERATURE, case			40V 25V 80A,withinSOA 110W ³ 5.5V 225°C 150°C -40°C to 105°C -40°C to 85°C	
PARAMETERS	TEST		MIN	ТҮР	MAX	UNITS
SAW TOOTH GENARATOR RAMP_OUT HIGH LEVEL VOLTAGE LOW LEVEL VOLTAGE FREQUENCY DEAD TIME CONTROL	Full No e	temperature range temperature range external cap on 1P_OUT Pin	3.4 0.3 240	3.5 0.4 250	3.6 0.5 260	V V KHz
ON Delay upper to lower MOSFETs OFF Delay upper to lower MOSFETs		external cap on LY&B_DLY Pin	150 150	160 160	-	ns ns
OUTPUT TOTAL R _{ON} , both MOSFETs ⁴ CURRENT , continuous CURRENT, peak OUTPUT MOSFET BODY DIODE	l _o =5 100r	0A , T」=85°C mS	-	5	9 50 80	mΩ A A
CONTINUOUS CURRENT FORWARD VOLTAGE REVERSE RECOVERY	I= 10 I _F =50				0.8 16	V ns
POWER SUPPLY VOLTAGE, VS VOLTAGE, VCC VOLTAGE, VDD CURRENT, VS, quiescent CURRENT, VCC, quiescent CURRENT, VCC, shutdown		Hz Switching Hz Switching	0 10 5.4	- 15 5.5 4	40 20 5.6 28 18 12	V V W mA mA
THERMAL RESISTANCE, DC, junction to case RESISTANCE, junction to air TEMPERATURE RANGE, case		temperature range temperature range	-40		4.5 40 85	°C/W °C/W °C
NOTES: 1. Unless otherwise no 2. Long term operation Derate internal power 3. Each of the two out 4. Maximum specificat	n at the dissipa put trai	maximum junction to tion to achieve high I nsistors on at any one	emperature v MTBF. e time can dis		educed produ	ict life.





SPECIFICATIONS CONTINUED

PARAMETERS	TEST CONDITIONS ¹	MIN	ТҮР	ΜΑΧ	UNITS
AH_IN, AL_IN,BH_IN,BL_IN ,EXT_EN INPUTS					
VHIT, High Input Voltage Threshold	Full temperature range	2.5	-	-	V
VLIT, Low Input Voltage Threshold	Full temperature range	-	-	0.8	V
A_O, B_O OUTPUTS					
VOH, High Level Output Voltage	Full temperature range	5.3	5.35	5.4	V
VOL, Low Level Output Voltage	Full temperature range	0.2	0.3	0.4	V
ILIM_A, ILIM_B INPUTS					
INPUT VOLTAGE LEVEL		-0.3		5.5	V
Current Protect Voltage Threshold		170	180	185	mV
RAMP_IN INPUTS					
INPUT VOLTAGE LEVEL		-0.3	-	5.5	V





1 VSS		
2 VSS		RAMP_OUT 31
3 AOUT		RAMP_IN 30
4 AOUT		ILIM_A (29)
5 PGND		REF_IN (28)
6 IA		ILIM_B (27)
(7) IA		A_DLY (26)
8 SGND		B_DLY (25)
9 VCC		A_H (24)
10 VSS	TOP VIEW	A_0 (23)
(11) VSS		B_L (22)
12 PGND		B_H (21)
13 BOUT		B_0 (20)
14 BOUT		A_L (19)
15 IB		CHASSIS 18
(16) IB		EXT_EN (17)

Figure 1 PIN CONFIGURATION





PIN FUNCTIONS

PIN NAME	PIN NO	I/O	DESCRIPTION
VSS	1, 2, 10, 11	-	Load Supply Pin. Decouple this pin to PGND with tantalum or electrolytic capacitor of at least 10μ F per output ampere to drive load. In addition place ceramic capacitor 1μ F or greater directly at each set of pins for high frequency bypassing. Bypass capacitors to Load Supply terminals VSS must be connected physically close to the pins to prevent local parasitic oscillation and overshoot.
AOUT	3, 4	-	Half Bridge A output
IA	6, 7	-	Return path for Half Bridge A. This pin can be connected directly to PGND or can be connected to current sense resistor for current measuring.
PGND	5, 12	-	Load Supply (VSS) return Pin.
BOUT	13, 14	-	Half Bridge B output
IB	15, 16	-	Return path for Half Bridge B. This pin can be connected directly to PGND or can be connected to current sense resistor for current measuring.
EXT_EN	17	I	External Enable Input. When logic HIGH all driver outputs AOUT and BOUT are active when logic LOW all driver outputs are high impedance state.
CHASSIS	18	-	These pins are connected to aluminum back plate. To increase EMI ,EMC performance connect these pins to SGND pin via ceramic capacitor bigger than 10µF.
A_L	19	I	Logic control input for low side Mosfet of Half Bridge A
B_O	20	0	Logic control output to drive A_L and B_H control inputs. If H bridge will not be controlled individually for each logic inputs from external H Bridge logic controller, this pin should be connected to A_L and B_H control inputs.
B_H	21		Logic control input for high side Mosfet of Half Bridge B
B_L	22	I	Logic control input for low side Mosfet of Half Bridge B
A_0	23	0	Logic control output to drive B_L and A_H control inputs. If H bridge will not be controlled individually for each logic inputs from external H Bridge logic controller, this pin should be connected to B_L and A_H control inputs.
A_H	24	I	Logic control input for high side Mosfet of Half Bridge A
B_DLY	25	0	Dead time adjustment pin between upper and lower MOSFETs of Half Bridge B. If 160ns dead time is enough this pin should be no connection.
A_DLY	26	о	Dead time adjustment pin between upper and lower MOSFETs of Half Bridge A. If 160ns dead time is enough this pin should be no connection
SGND	8	-	Signal ground for low noise analog circuit and logic controller inside module. For proper operation during PCB layout the PGND signal should be connected to this pin via trace, and CHASSIS pin should be connected to this pin via ceramic capacitor bigger than 10µF




PIN MAME	PIN NO	I/O	DESCRIPTION
VCC	9	-	Supply voltage for low noise analog circuits and logic controllers. Decouple this pin to SGND with ceramic capacitor bigger than 10µF. Bypass capacitors to terminal VCC must be connected physically close to the pins to prevent local parasitic oscillation and overshoot.
ILIM_B	27	I	Current sense comparator input for Half Bridge B. If current sense comparator will not be used this pin should be connected to PGND signal.
REF_IN	28	Ι	
ILIM_A	29	I	Current sense comparator input for Half Bridge A. If current sense comparator will not be used this pin should be connected to PGND signal.
RAMP_IN	30	I	Ramp input of PWM comparator inside module. If the saw tooth generator of comparator will be used the RAMP_OUT pin of module should be connected to this pin.
RAMP_OUT	31	0	Saw tooth generator output pin of the module.





TYPICAL APPLICATION

With the addition of a few external components the SA0400V050A becomes a motor torque controller. In the SA040V050A the source terminal of each low side MOSFET driver is brought out for current sensing via R_sA and R_sB . A2 is use as an error amplifier for current loop control. A1 is a differential amplifier that amplifies the difference in currents of the two half bridges. This signal is fed into the A2 error amplifier that mixes the current signal and the control signal. The output of A2 is an input signal to the SA040V050A that controls the torque on the motor.



SAW TOOTH GENERATOR

The SA040V050A includes a user frequency programmable saw tooth generator (STG). STG is connected to RAMP_OUT pin of the module. The STG determines the switching frequency of the amplifier. The frequency of the STG can be programed by connecting proper capacitor to RAMP_OUT pin of the amplifier. There is a default internally 1nF capacitor connected to this pin provides maximum 260KHz switching frequency for high frequency PWM application like driving DC load that needs minimum valued output filter component. If user need to lower the frequency, by connecting proper capacitance to RAMP_OUT pin the frequency can be adjusted.

The frequency of PWM amplifier according to external capacitance value is determined by given Formula:

Rise time of STG, Tr = $1.17 \times 1500 \times (1nF+C_{ext})$ Fall time of STG, Tf = $2.7 \times 1000 \times (1nF+C_{ext})$ Frequency of STG f = 1/(Tr+Tf)

Also note that to drop frequency will cause to drop peak to peak value of saw tooth waveform. For instance if 100nF external capacitor connected, the frequency will drop to 2.9kHz and saw tooth wave form peaks will be at 3.28V and 0.36V.

The RAMP_IN input pin on SA040V050A is the STG input pin of PWM comparator which placed inside the module. The own STG of SA040V050A or RAMP_OUT pin can be connected to RAMP_IN pin.

But if user wants to use external STG, user can connect external STG to RAMP_IN pin unless the signal specifications are out of the module limits.

Figure 2 TORQUE MOTOR CONTROL

SHUTDOWN

The SA040V050A output stage can be turned off with shutdown command voltage applied to EXT_EN pin. In case of LOW signal in this pin will disable to module output and output stage will be in high impedance state.

Other way to turn off module is to apply more than 180mV input signal to ILIM_A and ILIM_B pins of the module. These pins are designed to provide over current protection on module. So in case of EXT_EN signal is LOW or any one of the ILIM_A or ILIM_B pin signals are more than 100mV the module will turned off.

CURRENT SENSING

The low side drive MOSFETs of the SA040V050A are brought out for sensing the current in each half bridge. A resistor from each sense line to PGND develops the current sense voltage.. Choose R and C such that the time constant is equal to 10 periods of the selected switching frequency. The internal current limit comparators trips at 180mV. Therefore, current limit occurs at I= 0.18V/Rsense for each half bridge. See Figure3. Accurate milliohm power resistors are required for proper operation.






Figure 3 CURRENT SENSING CIRCUIT

POWER SUPPLY BYPASSING

Bypass capacitors to Supply terminals VSS and VCC must be connected physically close to the pins to prevent local parasitic oscillation and overshoot. All VSS pins must be connected together. Place an tantalum or electrolytic capacitor of at least 10μ F per output ampere to drive load. In addition place ceramic capacitor 1μ F or greater directly at each set of pins for high frequency bypassing.

GROUNDING AND PCB LAYOUT

Switching amplifiers combine millivolt level analog signals and large amplitude switching voltages and currents with fast rise times. As such grounding is crucial. Use a single point ground at SGND (pins 8). Connect PGND signal to SGND terminal. Connect Chassis signal to SGND pin via ceramic capacitor bigger than 10µ. Connect the ground terminal of the VCC supply directly to SGND as well. Make sure no current from the load return to PGND flows in the analog signal ground. Make sure that the power portion of the PCB layout does not pass over low level analog signal traces on the opposite side of the PCB. Capacitive coupling through the PCB may inject switching voltages into analog signal path. Further, make sure that the power side of the PCB layout does not come close to the analog signal side. Fast rising output signal can couple through the trace-to-trace capacitance on the same side of the PCB.

DEAD TIME ADJUSTMENT

The SA040V050A has already dead time controller inside the module. These dead time controller circuits provide approximately 160ns dead time duration between upper and lower MOSFETs of each Half Bridge. If user needs to increase the dead time duration, capacitive load connection pins of the dead time controller circuits for each Half Bridge are brought out of the module via A_DLY and B_DLY pins. By connecting extra capacitor to these pins will increase the dead time duration. To increase dead time duration for each Nano second user should connect one Pico farad capacitor to these pins. If 160ns dead time is enough these pins should leave no connection.

DETERMINING THE OUTPUT STATE

The input signal is applied to REF_IN (Pin 28) and varies from 0.3 to 3.5 volts, zero to full scale. As REF_IN varies from 0.3 to 2 volts the B output "high" duty cycle (relative to ground) is greater than the A output "high" duty cycle. The reverse occurs as the input signal varies from 2 to 3.5 volts. When REF_IN = 2 volts the duty cycles of both A and B outputs are 50%. Consequently when the input voltage is 3.5V the A output is close to 100% duty cycle and the B output is close to 0% duty cycle. The reverse occurs with an input voltage of 0.3V. The output duty cycle extremes vary somewhat with switching frequency.

If REF_IN signals exceeds the lower and upper limits of the saw tooth signals the output of the PWM amplifier enters "lock out" state. Because 100% and 0% duty cycle is not supported from any high power H Bridge topologies. The charge pump circuits of high side MOSFET driver circuits needs toggling control signal inputs to be able to work properly. So to prevent PWM amplifier from lock out state simple input signal limiter circuit can be implemented by few components. The input limiter circuit shown in Figure 4 can be used.








Figure 5 MCU APPLICATIONS WITH SA040V050A







